This contribution presents and experimentally analyzes the idea how to reach the constant magnitude as well as the phase response in the fractional-order (FO) phase when shifting two-ports. The straightforward method employing the automatic gain control circuit (AGC) in a cascade after socalled constant phase block approximating FO integrator or differentiator is studied. The variable gain amplifier utilized in AGC and simple RC-based FO constant phase elements (approximating capacitors with order alpha = 1/4 and alpha = 1/2 as an example) connected in the feedback of operational amplifier-based integrator are established in the experimental setup. The operation indicated in three decades (between 100 Hz and 100 kHz) is evaluated. The known solutions of the standard FO phase shifting circuits are discussed and generally compared with the features obtained in this paper, together with the supposed effects of AGC on their performances.
I. INTRODUCTION
The standard two-ports, allowing the wideband flat phase shift (e.g., lossless differentiators or integrators, i.e., ±90°) for the first-order circuits [1] - [4] ), have a direct relation between the magnitude and the phase frequency response. When the phase is constant and the frequency is changing, then the magnitude must have a monotone character (±20 dB/dec for the first-order systems, e.g., [1] , [2] ). Special circuits allowing different phase shifts from the standard integer-order concept (i.e., ±α × 90°, where α represents the non-integer order achieving values between 0 < |α| < 1) already exist [3] . However, their magnitude has only less steep slope of the magnitude increase or decrease (±α × 20 dB/dec) than in case of the integer-order circuits. Nevertheless, the feature of the constant phase and, also, the magnitude response in a specified bandwidth (impossible in standard linear circuits due to fundamental principles) could be very beneficial and useful for many applications, especially phase shifters (PSs).
If the constant magnitude frequency response of PS is required, a decreasing/increasing nature of the impedance (utilized in active two-ports) with the frequency need to be somehow compensated. These impedances may have a standard integer-order character or may be represented by the fractional-order (FO) inductor or capacitor also. These FO inductors/capacitors are also known as so-called constant phase elements (CPEs) created intentionally from the passive RC elements [4] , [5] . Moreover, the CPE character can be observed in nature [6] , [7] .
There are three possible solutions for obtaining the constant magnitude response. The first approach is based on the utilization of the inverse transfer function, i.e., the second CPE of the same order needs to be employed. However, it can cause the accumulation of the magnitude errors, since both CPEs are different due to the tolerances of the passive components. The concept of two CPEs can lead to the magnitude frequency response, which becomes significantly rippled. The second approach comprises the frequency dependent amplification control, i.e., amplifier with external gain control is utilized. Control voltage or current should be derived from CPE already engaged in PS. The last one comprises automatic gain control circuit (AGC) that effectively maintains the constant output level for different input levels by automatic variation of gain. Our paper presents the example of the last method because of the simplicity.
II. FO CONSTANT PHASE ELEMENT
The fractional-order elements (FOEs) can be obtained in various forms (liquid chemicals [8] , polymers [9] , ferroelectric materials [10] , carbon [11] , composites of various materials and resistive-capacitive elements with distributed parameters [12] , etc.). However, the easiest and cheapest form of FOE can be obtained by serial-parallel ladder structures of precise resistors and capacitors. The two-terminal passive RC device creating FO frequencydependent impedance response (symbolically, in ideal case, ZCPE_C(s) = 1/(s α Cα) for FO capacitor; ZCPE_L(s) = (s α Lα) for the FO inductor) can be designed by various methods [13] , [14] . We use a method presented by Valsa et al. [4] , [5] that is applied on the circuitry shown in Fig. 1 . The values of particular elements (FO capacitors) designed by the method proposed in [4] , [5] for the ideal bandwidth 10 Hz-100 MHz (practically, valid up to units of MHz) and the ideal phase ripple ∆α = 0.5, and the order α1 = 1/4, and the α2 = 1/2 are summarized in Table I . Note that it results into n = 14 (14 branches for serial RC segments). 
III. FO PHASE SHIFTER
It is well-known that phase frequency response is related with magnitude response via Hilbert transformation [15] and the phase shift between the output and the input network quantity can be expected from any circuit, which contains frequency dependent elements. Remember that, if utilized as voltage-mode PS, high input and low output impedance needs to be achieved. A cascade of FO integrator/differentiator and variable gain amplifier [16] , [17] with a function of automatically controllable gain, represent the simplest way how to create the constant (flat) magnitude and phase traces of the frequency response. The frequency dependent two-port visible in Fig. 2 (ZCPE(s) indicates the position of CPE) with the operational amplifier (OA) [16] , [17] have the character of FO integrator. Some literature (see [18] and references cited therein) refer these two-ports to as constant phase blocks (CPBs) also. The LT1364 IC [19] is selected for the presented example as OA in CPB. The second member of the cascade represents the automatic gain control circuit (discussed further in the text). The transfer response of the system can be expressed as The magnitude of impedance ZCPE_C(s) has a monotone decrease (given by character of CPE: ₋α × 20 dB/dec) of its value with the frequency. This decrease can be automatically compensated by AGC block in order to obtain the output with a constant magnitude response in a specified bandwidth.
IV. AUTOMATIC GAIN CONTROL CIRCUIT
The AGC maintains the constant output voltage level that is independent of the input signal level and frequency in the ideal case. The complete topology of AGC is given in Fig. 3 , including the values of passive components.
The feedback of AGC is derived from the output of VGA as it is shown in the case of solution in [20] . The single VGA ensures gain compensation for the input signal within 60 dB dynamical range [20] in the operational frequency bandwidth. The CC and RC components serve for AC coupling. These values determine the lowest -3 dB frequency as possible, 1 , 2 [20] ) and stored by Ca5. The response of the AGC is given by the time constant of the diode detector, Ca3 and Rf, and Ca5. The low-cost operational amplifiers TL072 [21] can be used in the relatively slow feedback loop. The design of AGC cannot be described in more detail due to the page limit of this paper [22] . An analytical (mathematic) solution is not often available, even it is unsuitable for transient simulations. 
where Vcontrol ~ Verror (vAGC OUT(t)) + Vinitial_set. The designed AGC has some real practical limitations. The AGC itself is tested (with DC coupling). The magnitude frequency response of the AGC itself is flat (gain about +8.5 dB with the acceptable deviation ±1 dB) approximately from 30 Hz up to 450 kHz and the phase response can be considered as acceptable because of the deviation of ±3°kHz up to 100 kHz. Therefore, AGC itself limits further applications to the bandwidth 30 Hz → 100 kHz ( Fig. 4 ). We can see that AGC itself has minimal impact in this bandwidth (the acceptable delay and settling time for the supposed application). Note that the wider operation and faster response of the AGC systems than used in our design are possible [23] , [24] , but this requires more difficult/complex design and precise high-speed active elements, also, in the feedback loop of the AGC. Nevertheless, the presented design is sufficient for the application shown in this contribution.
V. EXPERIMENTAL VERIFICATION OF PHASE SHIFTER
Two CPEs (α1 = 1/4 and α2 = 1/2) defined in Section II are tested in the system shown in Fig. 2 . Oscilloscope DSO-X-3022T/FRA is used for the following experiments with circuitries from Fig. 1-Fig. 3 . We consider the acceptable magnitude and the phase shift inaccuracy as ±1 dB and ±3° (from ideal flat traces) in the operational bandwidth 100 Hz-100 kHz. The PS (Fig. 2) with ZCPE(s) fulfilling α1 = 1/4 and α2 = 1/2 creates the response shown in Fig. 6 . Note that the inverting character of AGC as well as transfer of the operational amplifier-based two-port yield negative polarity of the phase shift (-22.5° and -45° in ideal case) as expected from the non-inverting integrator. The gain in observed operational bandwidth is set by Vinitial_set approximately to 4.5 dB because the integrator has very high gain at low frequencies. This setting avoids saturation of the VGA by very large input signals at the lowest frequency of the operational bandwidth. The difference of measured results (as error of magnitude and phase) from ideal magnitude and phase responses is shown in Fig. 7 . The maximal error from ideal values (flat traces of +4.5 dB in the magnitude and -22.5° and -45° in phase responses) reaches -8 % with variation of ±2 % in the magnitude and 15 % for the phase response of α1 = 1/4. Note that these results are expectedthese deviations from flat responses are obtained within the allowed tolerance of magnitude and the phase fluctuations ±1 dB (experiments yield even better results ±0.5 dB) and ±3°.
The measured dependence of the pass band gain (and control voltage Vcontrol) of the AGC, compensating the decreasing magnitude (in operational bandwidth) of integrator with CPE, is shown in Fig. 8 . The ZCPE(s) having α1 = 1/4 (low steepness -5 dB/dec of the slope) requires the magnitude change within 15 dB. The AGC compensates magnitude change 30 dB, when ZCPE(s) has α2 = 1/2 (high steepness -10 dB/dec of the slope) as it is clear from Fig. 8 . The example of time domain responses of the system on different excitation signals (frequency: fIN = 1 kHz, input level: VIN = 100 mVp-p) with α1 = 1/2 is shown in Fig. 9 . The example of spectral analysis of the sine wave input signal is shown in Fig. 10 . The observed total harmonic distortion (THD) stays below 1 % and this is valid for the whole studied operational bandwidth. Power consumption reaches 250 mW at ±5 V (2•25 mA). This is given mostly by the active elements used and it is a fact that this is not intended to be a low-power design. 
VI. COMPARISON OF PROPOSED PS WITH KNOWN TYPES OF FO PHASE SHIFTING SOLUTIONS
The Table II is prepared for a brief comparison of the selected typical FO systems [25] - [30] serving for phase shifting and supposed effect of the AGC on behavior. Note that standard all-pass filtering solution, including FO CPE (instead of integer-order capacitor), does not have typical response of the phase shifting circuits [28] , [29] and cannot be used in this design. From Table II , it is clear that AGC may be very helpful for the constant phase and the magnitude response in concepts of constant phase blocks (integrators/differentiators).
VII. CONCLUSIONS
The proposed solution confirms possibility to obtain constant phase and, also, magnitude response in limited bandwidth given by the features of the selected and designed AGC system. The measured results indicate usability in three decades (100 Hz-100 kHz), when overall ±3° phase and ±0.5 dB magnitude ripple are obtained while THD < 1%.
Theoretically, each CPB can be easily extended by AGC block in order to be applied in a phase shifter (see Table II ). The slight extension of the circuitry (additional active elements) is the cost for such a modification. The future work in this field should concentrate on analysis of the discussed approaches, indicated in the introductory part, as well as on improvements and optimization of AGC systems for the presented purposes (FO phase shifters) in the wider operational bandwidths.
